- Home
- Technical Products
Enterprise Cloud IT Solutions
Test Measurement
- Solutions
Enterprise Cloud IT Solutions
Test Measurement
Industrial Internet of Things
- Resource Center
- About Us
EN
IRIGtimeS
IRIG-B slave IP core
IRIGtimeS implements an IRIG 200-04-compatible time synchronization slave on an FPGA device. This IRIG-B slave IP core has been designed to support all IRIG-B encoding expressions as well as DCLS and AM modulation to provide maximum flexibility.
This IRIG-B slave IP core receives IRIG-B frames per second and obtains time information (seconds, minutes, hours, days, years, control functions, and binary continuous seconds) based on IRIG-B time code. The IP implements a 64-bit internal timer to provide time stamps (in seconds) and nanosecond values. The timer values and frequencies are synchronized with the received IRIG-B time information. The IP is designed to provide autonomous operation, requiring as little configuration as possible.
IRIGtimeS supports the following Xilinx FPGA families:
- 7-Series (Zynq SoC, Spartan, Artix, Kintex, Virtex)
- Ultrascale (Kintex, Virtex)
- Ultrascale+ (Zynq MPSoC, Kintex, Virtex)
- Versal
Managed Ethernet Switch IP Core for Xilinx Vivado Tools
Integration into your FPGA designs is made easy by utilizing the new Xilinx Vivado tool, which allows IP cores to be used in a graphical user interface and IP parameters to be configured in an easy way.
The IRIGtimeS IP core block diagram is represented as follows
IRIGtimeS Main Features
- IRIG 200-04 compliant time synchronization slave
- Supports DCLS and AM modulation
- Supports all IRIG-B encoded expressions, including year information, control functions and linear binary seconds.
- Sub-microsecond synchronization with IRIG-B masters
- 64-bit internal timer synchronized with IRIG-B master in time and frequency
- 32-bit timestamps in seconds and 32-bit timestamps in nanoseconds
- Periodic Pulse Output for Testing
Reference Design Supported Boards
- SoC-e SMARTzynq brick (recommended)
Keeping up with the times and innovating - Explore more potentials of TSN with Hongke
Time Sensitive Networking (TSN) is a new generation of network technology based on the evolution of the standard Ethernet architecture. It takes traditional Ethernet as the network foundation and provides a data link layer protocol specification for deterministic data transmission capability through mechanisms such as clock synchronization, data scheduling, and network configuration. Compared with traditional Ethernet, TSN can provide microsecond-level deterministic services, reduce the complexity of the entire communication network, and realize the convergence of information technology (IT) and operation technology (OT). With its precise clock synchronization, deterministic traffic scheduling, and intelligent and open operation and maintenance management framework, TSN can ensure the high-quality transmission of multiple business traffic in a common network, and it has both performance and cost advantages, and it is the development trend of the future network. This is the future trend of network development.
Currently, TSN technology has a high level of discussion in the automotive, industrial, rail transportation, and aerospace fields. As a non-vendor-bound real-time communication protocol, we believe that TSN technology has a good application prospect.
Welcome to contact us to explore and learn the integration of TSN technology with various industries, and actively promote more applications on the ground to jointly build a new world of intelligent interconnection.
